

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDRIII DIMM1&DDRIII DIMM1	8,9
PCH-USB/PCIE/DMI/SATA	10
PCH-Audio/Display/Clock	11
PCH-GPIO/USBOC#/SATASTRAP	12
PCH-LPC/SPI/SMBUS/MISC	13
PCH-Power,PCH-GND,PCH-Strap	14,15,16
PCIE SLOT-CPU(X16)	17
PCIE SLOT-PCH(X1)	18
SIO-NCT6793D/FAN CONTROLLOR	19,20
AUDIO - ALC892/887,AUDIO - depop circuit	21,22
LAN - RTL8111H	23
DVI /Display Port/VGA	24,25,26
USB2.0/USB3.0/SATA connector	27,28,29
CUT_VBAT circuit/BIOS ROM	30,31
ACPI CONTROLLER	32
PWM-RT3606BC/VCORE 3PHASE/VGT 2PHASE	33,34,35
DDR-RT8231AGQW	36
CPU PWR_ST/PLL	37
PCH Core power	38
VCCSA - POWER/VCCIO - POWER	39,40
ATX F_Panel/TPM/MSI_LED	41
DEBUG LED/EMI CAP/Manial Part	42,43,44
Power Map/Power Sequence/GPIO MAP	45,46,47
Revision History	48

# MS-7973

ATX:243\*180

Ver: 10

## Intel -SkyLake-S plamform

### CPU:

LGA1151  
CPU POWER PAK \*3 Phase  
GT POWER PAK \*2 Phase

### System Chipset:

PCH-H :H110

### Onboard Chip:

HD Audio Codec: ALC892  
SIO: NCT6793D  
Flash ROM: SPI 64 MB  
DP to VGA: ITE6515

### PWM:

VCORE - RT3606BC  
DDR - RT8231AGQW  
PCH(1.0V) - RT8125C  
VCCSA - RT8125C  
VCCIO - NB681(Converter)

### Main Memory:

DDR3L \* 2 (Dual Channel)

### LDO:


VCCSTPLL - GS7166

### ACPI:

5VDAUL:uP7501  
5VDIMM:uP7501  
3VSB:GS7166+PN MOS  
3VDSW:GS7166


### Expansion Slots:

PCI Express (X16) Slot \* 1  
PCI Express (X1 ) Slot \* 3





MICRO-STAR INT'L CO.,LTD		
MS-7973		
Size Custom	Document Description Cover Sheet	Rev 10
Date: Thursday, April 09, 2015		Sheet 1 of 48

MS-7981 Block Diagram













CFG Table			
	HIGH	LOW	DESCRIPTION
0	No Lock	Lock	PCU Lock
1			RSVD
2	NORM	REVERSE	PEG_LANA.REVERSAL
3			RSVD
4	DISABLE	ENABLE	eDP
5	DISABLE	ENABLE	PEGCFGSEL[0]
6	DISABLE	ENABLE	PEGCFGSEL[1]
7	RESET#	BIOS REQ	PEG_OSPF TRAINING
8			RSVD
9			RSVD
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14	RSVD		
15	RSVD		










3 M\_DATA\_A[63..0] <<> M\_DATA\_A[63..0]

D

C

B



A



DDR3

N13-2401471-L06


9 SMBCLK\_DDR >> SMBCLK\_DDR R238 33R/4 << SMBCLK\_VCC 13  
9 SMBDATA\_DDR >> SMBDATA\_DDR R241 33R/4 << SMBDATA\_VCC 13



	<b>MICRO-STAR INT'L CO.,LTD</b>		
	<b>MS-7973</b>		
	Size Custom	Document Description <b>DDR III DIMM 1</b>	Rev 10
	Date: Tuesday, April 21, 2015	Sheet 8 of 48	




## DDRIII DIMM\_B0



**N13-2401471-L06**

SMBCLK\_DDR << SMBCLK\_DDR 8  
SMBDATA\_DDR << SMBDATA\_DDR 8


### DDRIII DIMM\_B1








**MICRO-STAR INT'L CO.,LTD**







MS-7973

Size Custom	Document Description <b>DDR III DIMM 2</b>	Rev 10
Date: Tuesday, April 21, 2015	Sheet 9 of 48	







DDI interface Disable  
no connect  
Port B HDMI  
Port C DVI,HDMI2.0 OR Others  
Port D DisplayPort



Connect to SLOT Pin B12  
for support LI PM Substates  
MS also can disable this function.










GND

10 OF 10

OB1-7968007




CRB 1.0 update  
R356,R359 stuff  
2014.09.24



MICRO-STAR INT'L CO.,LTD		
MS-7973		
Size	Document Description	Rev
Custom	PCH-GND	10
Date: Thursday, April 23, 2015		Sheet 15 of 48




TOP Swap




Internal pull-down 20K is disabled after PLTRST#

LPC eSPI Mode




Internal pull-down 20K is disabled after RSMRST

No Reboot




Internal pull-down 20K is disabled after PLTRST#

Boot BIOS




Internal pull-down 20K is disabled after PLTRST

AMT and SBA with confidentiality




Internal pull-down 20K is disabled after RSMRST

HDA\_SDO



ESPI FLASH SHARING MODE





Internal pull-down 20K is disabled after RSMRST








MICRO-STAR INT'L CO.,LTD

MS-7973





Size	Document Description	Rev
Custom	PCH-Strap	10
Date: Tuesday, April 21, 2015	Sheet 16 of 48	









POWER ON STRAPPING PIN FOR NCT6792					
PIN	6792 NAME	Circuit NAME	0	1	Strap Point
	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	24_48_SEL	DTRA#	24M CLOCK SOURCE	48M CLOCK SOURCE	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
62	TESTMODE_EN	SLP_S5_LCH#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST







MICRO-STAR INT'L CO.,LTD		
MS-7973		
Size	Document Description	Rev
Custom	SIO-NCT6793D	10
Date: Tuesday, May 05, 2015		Sheet 19 of 48

## Type G : 4 PIN CPU FAN FROM SIO










## Type H : 4 PIN SYS FAN FROM SIO



MICRO-STAR INT'L CO.,LTD			
MS-7973			
Size	Document Description	Rev	
Custom	FAN CONTROLLER	10	
Date:	Tuesday, May 05, 2015	Sheet	20 of 48

Type B:  
ALC892/887



Varistor --> cap for cost down


D0G-2950500-SI0  
D0G-3010510-I05  
Close to Jack



<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7973</b>			
Size Custom	Document Description <b>AUDIO - ALC892/887</b>		Rev 10
Date: Wednesday, April 29, 2015		Sheet 21	of 48

# Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)



Digital

Analog





History:

2014/02/13: stuff de-pop circuit of Line out & HP out.



8111H:B06-08111CC-R09  
8111G:B06-081116C-R09



	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15








	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15

**MS-7973**


Size Custom	Document Description <b>LAN - RTL8111H</b>	Rev 10
Date: Thursday, May 07, 2015	Sheet 23 of 48	

DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)






# DISPLAY PORT











	DP	HDMI
HDMI_C_DNG_DETECT	L	H
DP_DEVICE_DETECT	H	L
HDMI_DEVICE_DETECT	L	H


# Note:

If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining













## FRONT USB PORT 9,10








## FRONT USB PORT 5,6



## REAR USB PORT 7,8 (With LAN)









**MICRO-STAR INT'L CO.,LTD**

**MS-7973**




Size	Document Description	Rev
Custom	<b>SATA connector</b>	10
Date: Tuesday, April 28, 2015	Sheet 29 of 48	




CUT\_VBAT




tri-state		
INPUT		outout pin4
PIN1	PIN2	
L	H	H
L	L	L
H	X	Z



13 PCH\_SPI0\_MOSI << PCH\_SPI0\_MOSI  
13 PCH\_SPI0\_MISO << PCH\_SPI0\_MISO  
13 PCH\_SPI0\_CLK << PCH\_SPI0\_CLK  
13 PCH\_SPI0\_CS0# << PCH\_SPI0\_CS0#  
13 PCH\_SPI0\_IO2 << PCH\_SPI0\_IO2  
13 PCH\_SPI0\_IO3 << PCH\_SPI0\_IO3




## 5VDUAL




S5#	S3#	MODE	5VDIMM	Remark
1	1	X	VCC5	S0
1	0	X	5VSB	S3
0	X	1	5VSB	S4/S5
0	X	0	Shutdown	S4/S5

SYS3VSB\_OFF (DSW POWER CONTROL)  
 default is set to 1 to cut off the standby power  
 DSW S5 (HIGH): USB no power  
 S5 (LOW): USB have power




For power 700W solution (only for uP7501+uP7506 for 3VSB solution)  
 The power supply VCC3 delay 12ms after VCC5 assert.  
 The chip U7501 5VDRV1 work when the VCC5 ready  
 (When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but  
 VCC3 not ready and let the 3VSB sequence fail.


## SIO\_3VA



## 3VDSW



## 3VSB cost down




MICRO-STAR INT'L CO.,LTD





MS-7973

Size	Document Description	Rev
Custom	ACPI CONTROLLER	10
Date: Thursday, May 07, 2015	Sheet 32 of 48	











65W-ICCMAX:79A  
95W-ICCMAX:100A  
LL:2.1m ohm



MICRO-STAR INT'L CO.,LTD			
MS-7973			
Size	Document Description	Rev	
Custom	VCORE(P-PAK) PHASE1-3	10	
Date:	Tuesday, April 21, 2015	Sheet	34 of 48









**ICCMAX : 45A**  
LL: 3.1m ohm



DDR Power:1.35V,9.357A

2.8A FOR CPU  
6A FOR 2DIMM DDR3  
0.557A FOR VTT\_DDR


$OCP = 9.357A * 1.5 = 14.0625A$   
 $Rlimit(R277) = OCP * Rdson(Low side) 4.6mohm / 10uA$   
 $= 14.0625 * 4.6mohm / 10uA$   
 $= 6.467Kohm$



MICRO-STAR INT'L CO.,LTD			
MS-7973			
Size	Document Description	Rev	
Custom	DDR-RT8231AGQW	10	
Date: Friday, May 08, 2015		Sheet	36 of 48



For Cost down VCCST&VCCPLL merge



# PCH 1VSB

1.0V; 7.24A

OCp = 15.996A

Rocset = 1.5 \* Imax \* Rdson(low) / Iocset  
 = 1.5 \* 7.24 \* 4.6mohm / 10uA  
 = 4.9956K

Rocs: 7.87K, OCP:

D03-4C05N03-005 : 15.74A

D03-632BA0C-N03 : 17.1A

use UBIQ MOS need Check


Rdson(low) 4.5V

D03-4C05N03-005 : 5 mohm

D03-632BA0C-N03 : 4.6mohm

D03-3056M00-U47 : 6.2mohm

2014.08.22 close to U34



2015.01.22  
 for up1540:stuff R438->36K,  
 C379->NC, C373->3.3nF  
 for RT8125:R438, C379, C373->NC

2014.12.25  
 for up1540:C364&R407 ->NC

2014.12.25  
 for up1540:C365 is OCP set min:5Kohm  
 stuff 7.87K OCP SET:15.74A  
 RT8125C stuff C1000P C11-1022032-W08


2014.12.25  
 for up1540:R623 ->NC

36 PCH\_CORE\_OV << PCH\_CORE\_OV  
 to sink/source over voltage IC.  
 pin10 sink/source current capability can't over 1mA  
 So max voltage can't over 1.8V.  
 from NCT3933

2014.12.25  
 for up1540:stuff R622->0R



2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF



2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF


2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF

2015.01.22  
 for up1540:R96->2.2R, C84->1uF  
 for RT8125:R96->10R, C84->1uF





$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$

$$= 10.664 * 0.4$$

$$= 4.2656A < 5000mA$$



MAX: 7.24A



$$V_{out} = V_{ref} * (1 + R821/R822)$$

$$= 0.8 * (1 + 1K/3.92K)$$

$$= 0.8 * 1.2551$$

$$= 1.004V$$

$$L_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out\_max})) * (V_{out}/V_{in})$$


$$= 0.8335uH (K = 30\%)$$

SA Power:1.05V,11.1A

$OCP = 11.1A * 1.4 = 15.54A$   
 $R_{ocs}(R15) = OCP * R_{dson}(Low\ side) / 10uA$   
 $= 15.54 * (3.3)mohm / 10uA$   
 $= 5.2836Kohm$

$R_{ocs} = 5.2836K, OCP:$   
D03-4C05N03-005 : 3.4mohm  
D03-632BA0C-N03 : 3.3mohm  
use UBIQ MOS need Check

$R_{dson}(low) 10V$   
D03-4C05N03-005 : 3.4mohm  
D03-632BA0C-N03 : 3.3mohm  
D03-3056M00-U47 : 4.2mohm



0.95V; 5.5A


*ILIMIT=8.5~9A*

VCCIO


MS-7973

Size Custom	Document Description <b>VCCIO - POWER NB67I</b>	Rev 10
Date: Tuesday, April 21, 2015		Sheet 40 of 48


## ATX POWER CONNECTOR




## FRONT PANNEL




## Speaker Pin Header




## LED ( for NV6793D)




## PS2 MODE




## MSI LED



## PS2 Connector






## TPM



DEBUG LED


DEBUG LED若有要上件,其中R278,R599,R280,R601,R602,R604不上件,其餘皆要上件




GPIO LED	GPP_H21	GPP_H21	GPP_H21
	GPI (default LOW)	GPI (default LOW)	GPI (default LOW)
亮			
滅	HIGH	HIGH	HIGH

開機斷電狀態下,3個LED先維持default全亮(Eup Enable 會全滅),開機通電後,首先進行CPU check (請研究可否blink), check PASS後則CPU LED滅掉,接著依序進行Memory與VGA的check,LED的行為相同。因此最後正常順利開機後,三個LED燈都是滅掉的。(系統重啟或其他原因造成系統重開機,則LED仍按上述行為動作)

EMI CAP






E31-0403980-K08

VCC_DDR		VCC_DDR
VTT_DDR		VTT_DDR
5VDUAL		5VDUAL
3VSB		3VSB
VBAT		VBAT
3VDSW		3VDSW
PCH_1VSB		PCH_1VSB
VCORE		VCORE
VGTT		VGTT
VCCSA		VCCSA
VCCSTPLL		VCCSTPLL
VCCIO		VCCIO


### Mounting Holes



### Optical Fiducial Marks-120



### Simulation



PK0-0798120-G37, 精成, 23, 寶安恩斯邁廠 (MSIS) 4, Coffee  
PK0-0798120-E48, 競華, 23, 寶安恩斯邁廠 (MSIS) 4, Coffee